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Abstract
   This paper explores the significant practical
difficulties inherent in mapping large artificial
neural structures onto digital hardware. Specifically,
a class of weightless neural architecture called the
Enhanced Probabil istic Convergent Network is
examined due to the inherent simplicity of the control
algorithms associated with the architecture. The
advantages for such an approach follow from the
observation that, for many situations for which an
intelligent machine requi res very fast, unmanned,
and uninterrupted responses, a PC -based system is
unsuitable especially in electronically harsh and
isolated conditions, The target architecture for the
design is an FPGA, the Virtex -II pro which is
statically and dynamically recon figurable, enhancing
its suitability for an adaptive weightless neural
networks. This hardware is tested on a benchmark of
unconstrained handwritten numbers from the
National Institute of Standards and Technology
(NIST), USA.
1. Introduction
  L earn ing and  reason ing [16 ] , in  a  d ig ita l ha rdw are ,
m ay lead  to  adap ta tion  and   reconfigu ra tion . N eura l
ne tw orks have  show n  to  be  w e ll s u ited  to  lea rn  from
exam ples and  adap t to  non -linea r environm en ts, bu t
m any varian ts  a re  ra the r re sou rce  in tensive  and
there fore  p roh ib itive  in  p rac tica l em bedded
app lica tions [2 ] . H ow ever, one  c lass of neu ra l
ne tw orks is  m ore  su ited  to  im p lem en ta tion  in
h ardw are - the  so -ca lled  w e igh tless neu ra l ne tw orks
can  be  w e ll m a tched  to  R A M  (R andom  A ccess
M em ory) because  the ir  lea rn ing and  recogn ition
a lgorithm s a re  m ain ly assoc ia ted  w ith  read ing from
and  w riting  to  m em ory.
  T he  a im s and  ob jec tives of th is  paper a r e  to p resen t
the  a rch itec tu re , and the im plem en ta tion  of an
adap tive R A M -based  neu ra l ne tw ork, ca lled
E nhanced  P robab ilis tic  C onvergen t N e tw ork (E P C N )
[10] , in  a
reconfigu rab le  FP G A . H ardw are  im p lem en ta tions of
E P C N  is  a ttrac tive  for the  fo llow ing reasons:
1 ) C om p ac t s ize  and  low  pow er consum ption
com pared  to  a  P C  based  im p lem en ta tion
 (i.e . it becom es dep loyab le  in  a reas w here  a  P C
m ay not) .
2 ) T he  b ina ry w e igh ts  of R A M -based  neu ra l
ne tw orks a re  con ta ined  in  R A M , and  func tions
a re  converted  to  sim p le  logic  ga tes (A N D , N O T ,
and  O R ). T he  logic  com bina tions requ ired  to
opera te  the  E P C N  are  of le sse r com pu ta tiona l
in tensity than  ca lcu lus opera tions.
3 ) R egu la r s truc tu re : G enera lly, R A M -based
A rtific ia l N eura l N e tw ork (A N N ) a re  easie r to
im plem en t on  ha rdw are  due  to  the ir  re gu la r
struc tu re .
4 ) T he  use  of reconfigu rab le  IC  like  FP G A  to
im plem en t neu ra l ne tw ork a llow s fast
p rototyp ing and  lends itse lf  to  m od ifica tions a t
low  cost. T h is  m akes it a  su itab le  te stbed  p rior to
la rge -volum e p roduc tion .
5) A  w ell designed  V H D L  based  ha rdw a re  w ill
a llow  a  sign ifican t inc rease  in  p rocessing
thouroughpu t com pared  to  a  softw are  based
execu tion  on  a  genera l p rocessor.
  W hen  th is  p rojec t com ple tes, it is  envisaged  tha t
M ach ine  In te lligen t Q uotien t (M IQ ) m ay be  a
m easu re  of its  pe rform ance . C ha lf an t [1 ]  in troduced
a  M IQ  and  p roposes the  ana lysis  of system
arch itec tu re  and  configu ra tion  as the  c rite ria  for its
m easu rem en t. C om m uri [16 ]  m ain ta ins tha t an
a rch itec tu re  of adap ta tion  and  lea rn ing a t a ll leve ls  of
h ie ra rchy sim p lifie s  the  m easu rem en t of  M IQ .
L earn ing of a  neu ra l ne tw ork by reconfigu ra tion  is
dem onstra ted  in  [9 ]  u sing a  V irtex -II 6000  FP G A .   In
[2 ] , S im oes em ploys A L T E R A  M A X  +  P L U S  II in
the  im p lem en ta tion  of G oa l S eeking neu ron  (G S N )
on  E raseab le  P rogram m ing L ogic  D evice  (E P L D ).
T he  E P L D  is  u sed  in  c lassifica tion  of B ritish  m ail
posta l add resses. S paanenburg [9 ]  im p lem en ts tw o
neura l ne tw orks, one  is  a  feed -forw ard  ne tw ork to
solve  the  p rob lem  of spa tia l and  tem pora l com pu ting.
T he  second  is  im p lem en ta tion  of C e llu la r N eura l
N e tw orks (C N N ) for im age  p rocessing. T he  FP G A
used  is  V irtex -II 6000  and  the  lea rn ing of these
ne tw orks w ere  m ade  to  depend  on  reconfigu ra tion
capab ility of th is  FP G A . F reem an  [11 ] , designed  a
co-p rocessor based  on  a  b ina ry neu ra l un it know n  as
C orre la tion  M atrix  M em o ry (C M M ) w hich  is  u sed
for app rox im ate  h igh -speed  sea rch  and  m atch
opera tions on  la rge  da tase ts . B ote lho [17 ]
im plem en ts G oa l S eeking N euron  (G S N ), a  R A M -
based  neu ra l ne tw ork, on  K hepera  m ob ile  robot for
con tro l and  naviga tion . T he  R A M -based  neu ra l
ne tw orks in  [9 ] ,[17 ] , designed  on  FP G A  w ere
dep loyed  in  au tonom ous system s. M ost of these
system s a re  app lica tion  ded ica ted  system s, often  for
one  pu rpose  on ly. H ow ever, the  p rinc ip le d  E P C N
system  is  generic  and  h igh ly sca leab le . T he  E P C N
w hen  im p lem en ted on  FP G A  cou ld  be  em ployed
both  for p red ic tion  and  recogn ition  It w ou ld  thus
becom e su ited  to  a  m u ltitude  of app lica tions. In  th is
paper how ever, the  ha rdw are  is  te sted  on  a
benchm ark of unconstra ined  handw ritten  in tegers
from N ationa l In stitu te  of S tandard s and  T echnology
(N IS T ), U S A .
 T he  rem ainder of th is  paper is  organ ized  as fo llow s.
S ec tion  2  in troduces the  E P C N  arch itec tu re . T he
FP G A -based  H ardw are  a rch itec tu re  of E P C N , and  its
im p lem en ta tion   a re  p resen ted  in  sec tion  3 . T he
func tiona l te sting ,  and  resu lts  a re  p resen ted  in  sec tion
4 . T he  paper conc ludes w ith  an  ana lysis  of the  sta te
of p rojec t  in  sec tion  5 , and  a reas of fu rthe r re sea rch
and  deve lopm en t a re  spec ified  in  sec tion  6 .
2. EPCN –  The Enhanced Probabilistic
Convergent Netw ork
  W eigh ted  N eura l N e tw ork a re  those  N eura l
N e tw orks w hose  pe rform ances depend  on  w e igh ts
and  ad justm en t of the  w e igh ts . C onverse ly, N eura l
N e tw orks w hose  pe rform ance  and  system  param ete rs
a re  independen t of w e igh ts  (and  the ir  ad justm en ts)
a re  ca l led  w e igh tless N eura l N e tw orks or som etim es
R A M -based  N eura l N e tw orks [5 ] . T he  E nhanced
P robab ilis tic  C onvergen t N e tw ork (E P C N ) be longs
to  th is  la tte r  ca tegory.
  T he  a rch itec tu re  of E P C N c on sists  p r im a r i ly  o f
fo u r  c o m p o n e n t  la ye r s  o f  n e u ro n s  te rm e d  th e pre-
group, a merge-layer for the pre-group, the main-
group, and merge-layer for the main-group, a s  show n
in  F igu re  1 . It inc ludes an  op tiona l feedba c k  p a th
(re p re se n te d  b y d a sh e d  a r row s) f rom the m e rge
layer of the m ain group to the m a in -group . E a ch
group  o f  th e  E P C N  c o n s is t  o f  a  n u m b e r  o f laye rs
w ith  e a ch  m e m b e r layer  c o n s is t in g  o f  c o m p o n e n t
neu ron s w h ich  a re  them se lves  m a d e  u p  o f sto rage
loc a tions know n  as R A M -loca tions,  a s  sh ow n  in
F igu re  2 .
E a c h  s to ra ge  loc a tion  is  d iv id e d  in to  se p a ra te
va lu e s  fo r  e a c h  p a tte rn  c la ss  u n d e r c on s id e ra tion
fo r  th e  n e u ron . T h e  E P C N  h a s  a  le a rn in g  a lgo r ith m
for  w h ic h  th e p re -group  layers p lay a  v ita l ro le . T he
pre-group layers  a re  subsequen tly m erged  to  g ive  a
merged layer  for the  p re -group , [15 ] ,[18 ] . T he
m erged pre-group layers’ ou tpu ts  a re  passed  to the
main-group layers , end ing in  a  m erged  layer for the
m ain -group .
 D uring lea rn ing and  recogn ition , an  in teger num ber
ca lled  the division  is  requ ired  for adjustment
purposes. T he  te rm adjustment re fe rs  to  m u ltip lying
the  in teger va lue  in  a  R A M -loca tion  by the division
and  d iv id ing by the  num ber tra in ing  pa tte rns pe r
c lass. T he adjustment is  necessa ry for a ll c la sses to
Figure 2. A n E P C N  neuron .
Figure 1. E P C N  arch itec tu re.
be  trea ted  equ iva len tly w hen  the  num ber of pa tte rn
per c lass va ries be tw een  c lasses. B oth  lea rn ing an d
recogn ition  a lgorithm s a re  now  p resen ted
2.1 Training  algorithm
W ith in th e  EP C N arch itec tu re , le a rn in g is  m ainly th e
p rocess of p resen tin g th e ind iv idu al tra in in g p attern s
for connec tiv ity form ation  and  record ing the  add ress
so  form ed . T h e layers w ith in th e  pre-group of the
n etw ork are all tra in ed ind ep end en tly. F or a given
fix ed nu m b er of p attern classes , on ly th e layers w ith in
the  p re -grou p are tra in ed . L e a rn in g proceed s as
fo llow s for each sam p le p attern in th e tra in in g set:-
(1 ) P rior to th e com m en cem en t of tra in ing , a ll
loca tion s are in itia lised to zero .
(2 ) E ach  pa tte rn  sam ple  is  subsequen tly p resen ted  to
the  ne tw ork in  tu rn .
(3 ) F or each n euron w ith in a pre-grou p layer, an
address is form ed u sin g th e elem en ts of th e
sam ple tra in in g p attern .
(4 ) D epend ing on  the  add ress so  form ed , the
respec tive  R A M -loca tion  is  inc rem en ted for the
given  pa tte rn  c lass.
(5 ) S ubsequen t to  the  com ple tion  of tra in ing, an
adjustment ph ase occurs to norm alise th e  natural
num ber in each RA M -location.
2.2 Recognition  a lgorithm
A nalogously to  the  l ea rn ing a lgorithm , the
recogn ition  p rocedure  consists  of f irs t p resen ting  to
the  ne tw ork the  pa tte rn  to  be  c lassified . R ecogn ition
proceed s as fo llow s:-
(1 ) A s for th e tra in in g process , an address  is form ed
for each n euron using the  e lem en ts w ith in th e
p attern m eant for recognition .
(2 ) T h e con ten ts of th e  corresponding loca tion  so
addressed  will be modified.
(3 ) A n  averaging p rocess is  em ployed  on  the m ain -
group  layers w h ich  subsequen tly p roduce  a
m erge  layer for the  m ain  group .
(4 ) A fter th e m erge, an adjustment is req u ired ,
th is  e m p l o y s  t h e nu m b er division.
(5 ) T h e ou tpu t of th e  m ain-grou p  is fed b ack
itera tively. A s th e itera tion proceeds , th e
p robab ility  m easu res for th e classes ten d to
stab ilise . If th e n etw ork reaches a rep ea tin g
sequ en ce of sta tes ra th er th an a sing le
converged  s ta te , iteration  m ay be lim ited .
2.3 Other sim ilar weightless Neural networks
A lm ost a ll w e igh tless N N  a re  de rived  from  e ithe r of
these  un its
 W IS A R D  d isc rim ina tor [4 ]
 C orre la tion  m atrix  m em ory [6 ]
T o da te , these  un its  a re  u sed  in  va rious com bina tion
to  design  w e igh tless neu ra l ne tw orks. A  typ ica l s ta te -
of-the -a rt design  is  em ployed  by B in  A zar [3 ]  w ho
u tilizes a  W IS A R D  d isc rim ina tor to  design  a
w eigh tless N N  for robot naviga tion . [3 ]  s ta tes tha t
W IS A R D  d isc rim ina tor does not exh ib it
genera lis a tion  inheren tly. In  h is  im p lem en ta tion ,
m em oriza tion  and  genera lisa tion  ab ilitie s  w ere
ach ieved  by se tting  120  neu rons m anua lly. T he
C M M  re lie s on  b itw ise  O R  of inpu t space  du ring
lea rn ing, and  dot -p roduc t du ring reca ll phase . T h is
find  app lica tion  in  the  design  of C -N N A P  [6 ] .
  Follow ing is  a  com parison  be tw een  E P C N  designed
in th is paper and  a  typ ica l s ta te -of-the -a rt design  [3 ] .
3. The FPG A-based hardware
architecture of EPCN
In  th is  sec tion , the  a rch itec tu re of E P C N is p roposed
tha t form s a  com plex  h ie ra rch ica l  system s. T he
design  is  sub -d ivided  in to  p re -p rocessing  inpu t da ta ,
core  m odu les of E P C N , hash ing  func tion  (un it) ,
reconfigu ra tion , and  m em ory m anagem en t.
3.1 Pre-processing
T he  E P C N ’s p re -p rocessing steps inc lude  the
read ing in  of the  inpu t da ta , or querying a  te rm ina l
from  w here  the  inpu t is  to  co m e. T he  E P C N  expec ts
the  inpu t va lues to  be  exp ressed  in  b ina ry num ber. A
com pression  a lgorithm , the  L em pel -Z if a lgorithm  [7 ]
is  inc luded  in  the  p re -p rocessing steps. M ost of the
com m on  iden tica l da ta  poin ts  in  the  c lasses w ill be
rem oved  by L em pel -Z if a lg orithm  in  order to  pe rm it
rea l- tim e  resca ling  of inpu t pa tte rn  as and  w hen
requ ired . For exam ple , the  inpu t, F igu re  3 (a ), is  p re -





T he  E P C N  is  he re  desc ribed  using the  h ie ra rch ica l
system  of design . T he  design  is  syn thesised  by
X ilinx  IS E  du ring w h ich  E P C N  is  ana lysed  and
converted  in to  d ig ita l c ircu it com ponen ts. F igu re  4
show s the  m ain  b lock m odu les constitu ting  the
E P C N  arch itec tu re . In  F igu re  4 , the  tra in -b lock and
the  recogn ise -b lock a re  both  connec ted  to  the  inpu t
p re -p rocessing b lock via  the  con tro l un it and  the
hash ing func tion  tha t p roduces the  add resses. T he
con trol un it in itia te s p re -p rocessing w hen  da ta  a re
ava ilab le  a t the  inpu t. A fte r the  com ple tion  of p re -
p rocessing of the  inpu t tra in ing da ta , it in itia te s the
tra in ing p rocesses (sec tion  2 .1 ). T he  tra in -b lock
signa ls  a  f in ish  flag  w hen  tra in ing com ple tes. O n
recep tion  of lea rn -flag -com ple te , the  con tro l un it
checks the  recogn ition  inpu t for da ta . W hen  da ta  is
p resen t, p re -p rocessing is  done  for the  pa tte rn  m ean t
for recogn ition . W hen  the  p re -p rocessing -stop  flag  is
de tec ted  by the  con tro l un it, the  recogn ition  b lock
sta rts  the  recogn ition  p rocesses (sec tion  2 .2 ). T he
ou tpu t b lock is  m on itored  by the  con tro l un it th rough
a  feedback system . Ite ra tion  of the  recogn ition
processes stops w hen  va lues in  the  ou tpu t b lock a re
stab le , by querying the  ou tpu t b lock, or a fte r  a  p re -
de fined  num ber  of ite ra tion  steps.
  T he  overrid ing m ajority of the  E P C N  b lock
arch itec tu re  consist of m em ory. Its  func tiona l
behaviou r is  concen tra ted  on  da ta  flow  from  and  to
these  m em ory loca tions. T he  m em ory loca tion  in
E P C N  is  desc ribed  as single -port b lock R A M  dri ven
by a  registe red  read  address and  a  synchronous w rite
operation .
3.3 Hashing
A  hash ing func tion  is  often  used  to  sea rch  and
re trieve  in form ation  from  m em ory. S uch  a  hash ing
func tion  as u sed  in  [11 ]  is  based  on  b it -fo ld ing,
X O R , and  ps eudo-random  num ber genera tor.
  In  th is  paper how ever the  hash ing func tion
im plem en ted  is  based  on  X O R  and  M ax im um -length
S h ift-registe r code  [7 ] . M ax im um -length  sh ift -
registe r codes genera tes a  system atic  code  w ith
desired  ou tpu t length ;
n  =  2 m –  1 ----- ---    (1 )
w here  m  is  the  in form ation  b it de rived  from  inpu t
pa tte rn .  T he  code  w ords a re  norm ally genera ted  by
m -stage  d ig ita l sh ift registe r w ith  feedback. T he
genera tion  of the  code  w ords depend  on  pa rity
polynom ia ls  h (p ) g iven  by;
h (p ) =  p k  +  h k-1p k-1  +  …  +  h 0p 0 --    (2 )
T he  m ax im um -length  sh ift -registe r codes (M L S R )
are  dua l of cyc lic  H am m ing codes.
 B its  in  the  pa tte rn  becom e the  in form ation  b its . T he
hash ing is  u sed  for add ress (connec tiv ity) form ation .
D a ta  w ill be  w ritten  to  or re trieved  from  th e  L U T -
R A M  loca tion  w hose  address is  so  form ed . E xam ples
to  illu stra te  th is  a re  g iven  be low .
E xam ple  I : w hen  m  =  3 ; equa tion  (1 ) becom es
n  =  2 m –  1  =  2 3 –  1  =  7 ;
Figure 3. T he p re-p rocessing; 3  (a) is
p re-p rocessed  resu lting in  3 (b ).
Figure 4. T he b lock -d iagram  of  E P C N  FP G A
arch itec tu re .
T his m eans tha t 7  add resses a re  requ ired . In  equa tion
(2 ) the  pa rity polynom ia l h (p ) becom es ;
h (p ) =  p 7  +  h 6p 6  +  … +  h 0p 0 -------- (3 );
In  equa tion  (3 ) it is  seen  tha t the  coeffic ien t of p 7  is
1 . h i, ( i =  0 ,1 ,2 ,… 7) is  such  tha t h k-1p k-1 is  an  in teger
be tw een  7  and  0 . T h is  is  a  constra in t to  be  sa tisfied .
M ost of the  va lues of h k-1p k-1   w ill be  ze ro . L ooking
a t F igu re  5 , it is  seen  tha t non  of the  va lues assigned
to  “ ttup le”  is  grea te r than  7 .
E xam ple  II: W hat if ten  ad d resses  a re  requ ired  none
of w h ich  shou ld  be  grea te r than  10? .
A nsw er:   R eca ll tha t 2 4  >  10  >  2 3 . S o  tha t w hen  m  =
4 ; equa tion  (1 ) becom es
n  =  2 m –  1  =  2 4 –  1  =  15 ;
and  in  equa tion  (2 ), the  pa rity polynom ia l h (p )  g ives
h (p ) =  p 1 5  +  h 1 4p 1 4  +  … +  h 0p 0 -------- (4 );
In  equa tion  (4 ) it is  seen  tha t the  coeffic ien t of p 1 5  is
1 . h i, ( i =  0 ,1 ,2 ,… 15) is  such  tha t h k-1p k-1 is  an  in te ger
be tw een  15  and  0 . S ince  no connec tiv ity shou ld  be
grea te r than  10 , h (p ) equa tes to   ze ro  for those  va lues
tha t a re  not requ ired .
 In  p rac tice  how ever, ze ro  is  a  va lid  add ress. T o
d istingu ish  be tw een  unw an ted  ze ros and  w an ted
zeros as add resses, the  re giste r va lues in  the  loca tion
w hose  va lues a re  not requ ired  a re  se t to  2 n  . T hen
these  loca tions a re  not accessed .
 T he  in form ation  b its  in  a  pa tte rn  charac te rise  tha t
pa tte rn , and  thus the  connec tiv ity is  rep roduc ib le .
3.4 Reconfiguration
T he  ne tw ork stru c tu re  and  size  changes w ith
lea rn ing and  c lassifica tion . In  p rac tice  the  m ax im um
size  and  struc tu re  is  lim ited  dependan t on  the
hardw are  resou rces. T he  num ber of pre-group layers ,
the  num ber of main-group layers , and  the division
(see  sec tion  2 ) cou ld  be  r e fe rred  to  as system
param ete rs. D iffe ren t E P C N s, charac te rized  by
d iffe ren t system  param ete rs , a re  ob ta inab le  from  th is
single  im p lem en ted  adap tive  system . T h is is  done  by
spec ifying d iffe ren t system  param ete rs  du ring
reconfigu ra tion . P re lim inary experim e n ta tion  has
revea led  tha t the  ava ilab le  resou rce  of the  spec ific
FP G A  used  supports  to  a  m ax im um  of:
 T up le -size  =  4 ;
 P re -group  layers =  5 ;
 M ain -group  layers =  5 ;
 C lass =  15 ;
 N um ber of neu ron  pe r laye r 20 -by-15 ;
T he  design  is  such  tha t these  va lues a re  not
exceeded . T he  con tro l un it m ed ia tes be tw een  the  p re -
p rocessing un it and  the  hash ing func tion  (un it)  to
ensu re  tha t the  size  of the  pa tte rn  used  w ith in  the
E P C N  does not exceed  the  m ax im um  neuron  size
possib le . T he  possib ility of reduc ing every pa tte rn
size  be low  th is  va lue  (20 -by-15) a lw ays ex ists . T h is
solves the  boundary p rob lem s. T he  p re -p rocessing is
such  tha t v ita l in form ation  is  re ta ined  w ith in  the
pa tte rn  a fte r p re -p rocessing.
  T he  num ber of pre-group layers is  changeab le
before  a  tra in ing se ssion  begins. T he  num ber of
neu rons pe r laye r is  au tom atica lly de te rm ined  from
inpu t tra in ing pa tte rns a fte r p re -p rocessing. T he
num ber of main-group layers  is  changeab le  be fore  a
recogn ition  session  begins. T he  num ber of neu ron
per m ain -group  layer is  au t om atica lly de te rm ined
from  the  “ recogn ition”  pa tte rn  a fte r p re -p rocessing.
  T he  num ber division  (see  sec tion  2  for de fin ition )
used  du ring va rious adjustment (see  sec tion  2 )
phases cou ld  va ry from  1  to  2 1 5 . T he  possib ility of
the  va riab ility in   system  p aram ete rs  a re  v ita l to  s ta tic
and  dynam ic  reconfigu ra tion . V arying the  num ber of
pre-group layer  is  done  by spec ifying a  va lue  to  the
variab le  “noslay”  be fore  tra in ing begins, see  F igu re
6 . S o a lso , va rying the  num ber of main-group layer
is  done  by spec ify ing  a  va lue  to  the  va riab le  “noslay”
before  recogn ition  begins. C hanging the  va lue
assigned  to division  is  done  by p re fix ing “constan t
Figure 5. T his are (an  instance of) connectivity
derived  from  inpu t pattern  by hash ing. H ere
“ttup le”  and  “tc las”  are for neuron  location ,
w hile “trow ” and  “tcols”  are pre-group  layer
addresses .
Figure 6. T his show s system  param eters tha t are
m ain ly responsib le for reconfigura tion
d ivisn”  (F igu re  6 )w ith  a  “generic”  sta tem en t. T h is  is
done  be fore  a  tra in ing and  a  recogn ition  session  pa ir .
3.5 M em ory m ana gem ent
A s ind ica ted  p reviously, the  m em ory loca tion  in
E P C N  is  desc ribed  as single -port b lock R A M  driven
by a  registe red  read  address and  a  synchronous w rite
opera tion . in  X ilinx ’s L U T -R A M .
T he  m em ory m anagem en t is  hand led  by the control
unit, see  F igu re  4 . D uring a  read  opera tion  from  a
loca tion , a  w rite  opera tion  is  d isab led  w ith  respec t to
tha t loca tion . D uring a  w rite  opera tion  to  a  loca tion ,
any read  opera tion  from  tha t sam e  loca tion  is
d isab led .
A s concern ing the  buses, a  read /w rite  enab le /d isab le
opera tion  depends on  the  add resses form ed  from  the
pa tte rn . T he  FP G A  consists  of con figu rab le  logic
b locks (C L B s). T hese  C L B s a re  in te r -connec ted  by
buses. A c tiva ting  a  bus, and  w h ich  bus is  be ing
ac tiva ted  depends on  if  its  add ress is  form ed .
A ctiva ting  a  bus is  necessa ry p rior to  a  read /w rite
opera tion , o the rw ise  a  read /w rite  opera tion  is  not
possib le  on  tha t bus. A  read  and  w rite  add resses,
w ith  respec t to  one  bus w ill not be  form ed  a t the
sam e  tim e . It is  e ithe r a  read  address or a  w rite
address. It ens u res tha t va lues a re  not w ritten  to  and
read  from  the  sam e  bus a t the  sam e  tim e . T h is is
com m only re fe rred  to  as bus con ten tion .
4. Results
T he  E P C N  w as designed  and  im p lem en ted  using
X ilinx  IS E  9 .21 i. T he  N IS T  da ta  base 1  has been  used
for te sting  the  func t iona lity of E P C N and  has been
found  su itab le  for u se . T esting  w as done  by
instan tia ting  the  E P C N  in  a  te st -bench  and
assoc ia ting  the  N IS T  handw ritten  da ta  se t w ith  its
inpu t.
  T he  p rototyp ing boards is  linked  to  the  com pu te r
via  a  U S B  p rogram m ing cab le . A u to -recogn ition  of
the  p rogram m ing cab le  by X ilinx  IS E  enab les the
dow nload  of the  b it f ile  genera ted  from  E P C N , and
configu ra tion  of the  board  by im pac t (com ponen t of
X ilinx  IS E ) using P R O M  file  genera ted  from  E P C N .
  T o d isp lay the  ou tpu t of E P C N  on  board  the  FP G A ,
R S 232  cab le  is  connec ted  v ia  the  com  port and
linked  to  the  H yperT erm ina l a t a  baud  ra te  of 2400 –
9600 . R ecogn ition  resu lts  a re  d isp layed  on  the
H yperT erm ina l in  a  P C . In te rna l to  the  v irtex -II p ro
FP G A  is  a  2M B  S D R A M . E x te rna l S D R A M  a t 2G B
is a lso  a t tached . T h is m akes possib le  an  inc reased
num ber of L U T S  genera ted  and  u tilized  du ring
lea rn ing and  recogn ition  of E P C N  in  FP G A .
1
 N a tiona l In stitu te  of S tandards and  T echnology
(N IS T ) in  G a ithe rsbu rg  U S A . N IS T  p rovide  the
handw ritten  sim p le  form  (H FS ) of num era ls , w h ich
w ere  b ina rised  and  resize  to  32 -by-32 .
 A n  exam ple  of the  FP G A  resource  u tilisa tion  of
E P C N  is  show n  in  T ab le  2 . T hese  a re  the  resou rce
requ irem en ts for the  fo llow ing  E P C N  arch itec tu re :
T up le -size  =  3 ;
 P re -group  layers =  3 ;
 M ain -group  layers =  2 ;
 C lass =  10 ;
 N um ber of neu ron  pe r laye r 20 -by-15 ;
F rom  T ab le  2 , it is  seen  tha t the  resou rce  u tilisa tion
is  re la tive ly low for the  g iven  exam ple  ne tw ork .
  U sing the  N IS T  handw ritten  in tegers, the  E P C N  is
tra ined  on  0  to  9 , and  du ring recogn ition  requested  to
recogn ise  “1” . D a ta  for tra in ing a re  se lec ted  from  the
tra in ing se t w h ile  pa tte rns for recogn ition  w ere
se lec ted  from  recogn ition  se t. B oth  tra in ing se t and
recogn ition  se t form  d isjo in t se ts .
R esu lt of type  figu re  7   show n  above  is  ob ta ined
w hen  a  pa tte rn  is  show n  to  the  ne tw ork for
recogn ition . F igu re  7  show s the  resu lt w hen  one
inpu t pa tte rn  is  show n  to  the  ne tw ork for recogn ition .
In  th is  f igu re , the  num bers 1 ,2 ,3 ,… ,9 , on  the  le ft -
hand -side  rep resen ts  the  c lasses w h ile  the  b ina ry
num bers to  the  righ t -hand -side  rep resen ts  the
p robab ility (sca led  by division)  w ith  w h ich  the
Figure 7 . W rong recogn ition : A  recogn ition
resu lt f rom  E P C N  w hen  tra ined  on  “0”  to  “9” ,
and  show n “1”  in  recogn ition  phase .
Table 2 . A n exam ple of  resource u tilisa tion
show ing the conversion  of  E P C N  to gate -level
com ponen ts.
pa tte rn  be long to  tha t c lass . B y varying the
configu ra tion  of E P C N  and  show ing it the  sam e
pa tte rn  for recogn ition , d iffe ren t o the r resu lts  a re
ob ta inab le as show n  in  F igu res 8  and  9 . T hree
possib ilitie s  ex ist in  recogn ition  p rocesses of E P C N .
T hey a re  correc t c lassifica tion  (F igu re  9 ) , am biguous
c lassifica tion  (F igu re  8 ) , and  w rong c lassifica tion
(F igu re  7 ) .  T he  b ina r y num bers in  F igu re  8  and  9
has  sam e  m ean ing as in  F igu re  7 .
5. Analysis
  F rom  the  desig n  and  the  exam ple  resou rce
u tilisa tion , T ab le  2 , it cou ld  be  in fe rred  tha t s ta tic
and  dynam ic  va ria tion  both  of p rec ision  (w ord
length ) and  system  param ete rs  a re  possib le . A s these
a re  fu lly supported  by ava ilab le  resou rces, up  to  a
ce rta in  m ax im um  (see  th e  sub -sec tion  3 .4 ).
  F igu res 7 ,8  and  9  a re  resu lt types ob ta inab le  from
E P C N . F igu re  7  is  a  case  of w rong c lassifica tion ,
w h ile  F igu re  8  is  an  ab iguous sta te . F igu re  9  show s
correc t recogn ition . T hese  resu lts  a re  ob ta ined  w hen
charac te r “1 “ ’ is  show n  to  E P C N . T he  d iffe ren t
ou tpu ts , due  to  changes in  system  param ete rs , is
ind ica tive  of the  possib ility of changes in  desic ion
due  to  changes in  environm en t.
 A  pa tte rn  of 15 -by-20  in  size  in fe r s  300  neu rons pe r
layer.  A nd  the re  a re  m any of such  layer in  any
instance . T h is  dem onstra tes the  possib ility of
im p lem en ting a n  advanced and  la rge w eigh tless
neu ra l ne tw ork, the E P C N , w holly  on  FP G A , the
p re -p rocessing steps  inc lusive .
6.  Conclusion
T he  E P C N  has been  show n  to  be  portab ly and
w holly im p lem en t -ab le  on  FP G A . P re -p rocessing
steps have  been  inc luded  in  th is  design . T he  resu lts
dem onstra te  the  possib ility of im p lem en ta tion  of a
la rge , advanced , and adap tive w eigh tless  E P C N  in  a
re -configu rab le  FP G A .
 A reas for fu rthe r re sea rch  inc lude  in troduc tion  of
m ach ine  in te lligen t quotien t (M IQ ) as a  m eans of
se lf -assessm en t, and  dynam ic param ete r tun ing of
the  ne tw ork.
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